## CLAIMS

What is claimed is:

- 5 1. A junction field effect transistor (JFET) comprising:
- a heavily doped n<sup>++</sup> substrate forming a drain region; an epitaxial n layer comprising a dopant concentration less than that of said n<sup>++</sup> substrate, said epitaxial n layer formed on top of said n<sup>++</sup> substrate;
  - a control structure comprising a p-type gate region implanted into said epitaxial n layer;
  - a source region sharing a p-n junction with said p-type gate region; and
- an altered epitaxial region below said p-type gate region for enlarging a depletion region surrounding said p-type gate region.
- 2. The JFET as described in Claim 1, wherein said
  20 altered epitaxial region comprises a lightly doped n layer,
  wherein said lightly doped n layer comprising a second dopant
  concentration less than that of said epitaxial n layer.
- 3. The JFET as described in Claim 2, wherein said
  25 lightly doped n layer is implanted at a higher energy than
  that associated with said epitaxial n layer.

4. The JFET as described in Claim 1, wherein said altered epitaxial region comprises a lightly doped p layer, wherein said lightly doped p layer comprising a second dopant concentration less than that of said p-type gate region.

5

- 5. The JFET as described in Claim 4, wherein said lightly doped p layer is implanted at a higher energy than that associated with said p-type gate region.
- 10 6. The JFET as described in Claim 1, further comprising:

a well region formed below a surface of said epitaxial n layer, said oxide well region above said p-type gate region; and

an oxide spacer formed on walls of said well region extending from a surface of said n-type epitaxial layer down into said n-type epitaxial layer, said oxide spacer for directing implantation of dopants into said altered epitaxial region.

20

- 7. The JFET as described in Claim 6, wherein said well region is filled with oxide.
- 8. The JFET as described in Claim 1, wherein said
  25 depletion region is further extended into said epitaxial n
  layer for reducing a junction capacitance between said p-type

gate region and said drain region, without compromising an active region of said JFET.

- 9. A junction field effect transistor (JFET) comprising:
  - a heavily doped p<sup>++</sup> substrate forming a drain region; an epitaxial p layer comprising a dopant concentration less than that of said p<sup>++</sup> substrate, said epitaxial p layer formed on top of said p<sup>++</sup> substrate;
- a control structure comprising a n-type gate region implanted into said epitaxial p layer;
  - a source region sharing a p-n junction with said n-type gate region; and
- an altered epitaxial region below said n-type gate

  15 region for widening a enlarging region surrounding said

  n-type gate region.
- 10. The JFET as described in Claim 9, wherein said altered epitaxial region comprises a lightly doped p layer,

  20 wherein said lightly doped p layer comprising a second dopant concentration less than that of said epitaxial p layer.
- 11. The JFET as described in Claim 10, wherein said lightly doped p layer is implanted at a higher energy than 25 that associated with said epitaxial p layer.

5

12. The JFET as described in Claim 9, wherein said altered epitaxial region comprises a lightly doped n layer, wherein said lightly doped n layer comprising a second dopant concentration less than that of said n-type gate region.

5

- 13. The JFET as described in Claim 12, wherein said lightly doped n layer is implanted at a higher energy than that associated with said n-type gate region.
- 10 14. The JFET as described in Claim 9, further comprising:

a well region formed below a surface of said epitaxial p layer, said oxide well region above said n-type gate region; and

- an oxide spacer formed on an approximately vertical surface between said well region and said epitaxial p layer, said oxide spacer for directing implantation of dopants into said altered epitaxial region.
- 20 15. The JFET as described in Claim 14, wherein said well region is filled with oxide.
- 16. The JFET as described in Claim 9, wherein said depletion region is further extended into said epitaxial p

  25 layer for reducing a junction capacitance between said n-type gate region and said drain region, without compromising an active region of said JFET.

- 17. A method of fabricating a junction field effect transistor (JFET) comprising:
- a) on an n<sup>++</sup> substrate, forming an n-type epitaxial 5 layer comprising a dopant concentration less than said n<sup>++</sup> substrate;
  - b) forming a n<sup>+</sup> source region disposed on top of a surface of said n-type epitaxial layer, said n<sup>+</sup> source region having a dopant concentration in between said n<sup>++</sup> substrate and said n-type epitaxial layer;
  - c) forming a plurality of well regions in said n-type epitaxial layer surrounding said n<sup>+</sup> source region;
  - d) forming a plurality of p-type gate regions surrounding bottoms of said plurality of well regions in said n-type epitaxial layer; and
  - e) forming an altered n-type epitaxial region below said plurality of well regions for extending depletion regions surrounding said plurality of p-type gate regions into said n-type epitaxial layer without compromising an active region of said JFET.
  - 18. The method of fabricating a JFET as described in Claim 17, further comprising:

before e), forming an oxide spacer on walls of at least

25 one of said plurality of well regions that extend down from

said surface into said n-type epitaxial region for directing

dopants into said altered n-type epitaxial region in step e).

10

15

20

19. The method of fabricating a JFET as described in Claim 18, further comprising:

filling said well region with oxide.

5

20. The method of fabricating a JFET as described in Claim 17, wherein e) comprises:

implanting a lightly doped n layer directly below said well region, said lightly doped n layer comprising a second dopant concentration less than that of said n-type epitaxial layer.

- 21. The method of fabricating a JFET as described in Claim 17, wherein e) comprises:
- implanting a lightly doped p layer directly below said well region, said lightly doped p layer comprising a second dopant concentration less than that of said p-type gate region.
- 20 22. A method of fabricating a junction field effect transistor (JFET) comprising:
  - a) on an  $p^{++}$  substrate, forming an p-type epitaxial layer comprising a dopant concentration less than said  $p^{++}$  substrate;
- 25 b) forming a p<sup>+</sup> source region disposed on top of a surface of said p-type epitaxial layer, said p<sup>+</sup> source region

comprising a dopant concentration in between said p\*\* substrate and said p-type epitaxial layer;

- c) forming a plurality of well regions in said p-type epitaxial layer surrounding said  $p^+$  source region;
- d) forming a plurality of n-type gate regions surrounding bottoms of said plurality of well regions in said p-type epitaxial layer; and
  - e) forming an altered p-type epitaxial region below said plurality of well regions for extending depletion regions surrounding said plurality of n-type gate regions into said p-type epitaxial layer without compromising an active region of said JFET.
- 23. The method of fabricating a JFET as described in Claim 22, further comprising:

filling said well region with oxide.

- 24. The method of fabricating a JFET as described in Claim 22, further comprising:
- before e), forming an oxide spacer on walls of at least one of said plurality of well regions, said walls extending down from said surface into said p-type epitaxial region for directing dopants into said altered p-type epitaxial region in step e).

25

5

10

25. The method of fabricating a JFET as described in Claim 22, wherein e) comprises:

implanting a lightly doped p layer directly below said well region, said lightly doped p layer comprising a second dopant concentration less than that of said p-type epitaxial layer.

5

26. The method of fabricating a JFET as described in Claim 22, wherein e) comprises:

implanting a lightly doped n layer directly below said well region, said lightly doped n layer comprising a second dopant concentration less than that of said n-type gate region.